Mach-NX FPGAs

Lattice Semiconductor Mach-NX Field Programmable Gate Arrays are low-density FPGAs, including enhanced security features and on-chip dual boot flash comprised of SoC and FPGA partitions. The enhanced security features include Advanced Encryption Standard (AES) AES-128/256, Secure Hash Algorithm (SHA) SHA-256/384, Elliptic Curve Digital Signature Algorithm (ECDSA), Elliptic Curve Integrated Encryption Scheme (ECIES), Hash Message Authentication Code (HMAC) HMAC-SHA256/384, Public Key Cryptography, and Unique Secure ID.

Results: 4
Select Image Part #
 Mfr.
Description Datasheet Availability Pricing (EUR) Filter the results in the table by unit price based on your quantity.
Qty. RoHS ECAD Model Number of Logic Elements
Embedded Memory
Number of I/Os
Supply Voltage - Min
Supply Voltage - Max
Minimum Operating Temperature
Maximum Operating Temperature
Mounting Style
Package/Case
Packaging
Lattice FPGA - Field Programmable Gate Array Lattice Mach-NX Secure Control FPGA Supporting 384-bit Cryptography
Datasheet
118In Stock
Min.: 1
Mult.: 1

8400 LE 0 bit 188 I/O 950 mV 1.05 V 0 C + 85 C SMD/SMT FCCSP-256 Tray
Lattice FPGA - Field Programmable Gate Array Lattice Mach-NX Secure Control FPGA Supporting 384-bit Cryptography
Datasheet
59In Stock
Min.: 1
Mult.: 1

8400 LE 0 bit 378 I/O 950 mV 1.05 V 0 C + 85 C SMD/SMT FCBGA-484 Tray
Lattice FPGA - Field Programmable Gate Array Lattice Mach-NX Secure Control FPGA Supporting 384-bit Cryptography
Datasheet
Non-Stocked Lead-Time 14 Weeks
Min.: 119
Mult.: 119

8400 LE 0 bit 188 I/O 950 mV 1.05 V - 40 C + 100 C SMD/SMT FCCSP-256 Tray
Lattice FPGA - Field Programmable Gate Array Lattice Mach-NX Secure Control FPGA Supporting 384-bit Cryptography
Datasheet
Non-Stocked Lead-Time 14 Weeks
Min.: 60
Mult.: 60

8400 LE 0 bit 378 I/O 950 mV 1.05 V - 40 C + 100 C SMD/SMT FCBGA-484 Tray